RPT7050A
2Pages

PLUTO+ ™ ULTRA STABLE SMD TCXO RPT7050A The RPT7050A encompasses Rakon's new patented Pluto+™ ASIC. The 7 x 5 mm footprint TCXO advances on the world famous Pluto™ ASIC technology by delivering exceptional phase noise and jitter performance and enhanced frequency versus temperature stability. The single chip oscillator with its analogue compensation circuit is capable of sub 0.1 ppm frequency stability over an extended temperature range and RMS phase jitter down to 0.13 ps for IEEE1588 and SyncE applications. Its patented, unique tilt control ensures lifetime specification compliance, unlike other TCXOs available. Best in class frequency versus temperature Time and frequency reference RMS phase jitter down to 0.13 ps Phase noise <‐160 dBc/Hz noise floor Voltage control and T‐sense options available Hi‐Rel / Defense Standard Specifications Parameter Nominal frequency Test Condition / Description Frequency calibration Reflow shift Pre to post reflow ΔF (measured ≥ 60 minutes after reflow) Operating temperature range Frequency stability over temperature Supply voltage stability Load sensitivity Long term stability (aging) ≤26MHz >26MHz Acceleration stability Start‐up time Supply voltage, VCC Current (C/Sine) Current (Sine) Current (HCMOS) Current (ACMOS) Gamma vector, 3 axes, 30 – 1500Hz Oscillator output options Tri‐state control Input level low (pin 6) Input level high (pin 6) Root Allan Variance (20MHz) ppm/year ppm/year Reference to (Fmax + Fmin)/2. The best available stability depends on the nominal frequency and selected operating temperature range ±5% variation Reference to frequency at nominal VCC  HCMOS, ACMOS: ±5pF variation,  Clipped sine wave / Sine wave: ±10% variation reference to frequency at nominal load tau = 1.0s Clipped sine wave, sine wave, HCMOS (LVCMOS & LVTTL compatible as per JESD8C) and ACMOS Device disabled, output

PLUTO+ ™ ULTRA STABLE SMD TCXO SSB Phase Noise (Typical value at 25°C) Model Outline and Recommended Pad Layout Test Circuit